A Cordic Argument Reduction Method with Regular Architecture and Unlimited Convergence Domain
نویسندگان
چکیده
One of the main problems of the CORDIC algorithm is the limited convergence domain, in which the functions can be calculated. Two different approaches can be employed to overcome this constraint: first, an argument reduction method and, second, an expansion of the CORDIC convergence domain. While the first approach requires significant processing overhead due to the need for divisions, the second technique achieves an increased but still limited convergence domain only. In this contribution we present a unified division-free argument reduction method and a regular pipeline/array architecture for floating point or fixed point implementations which results in savings of computation time. In contrast to previous methods we avoid extra CORDIC arithmetic for realization of argument reduction.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملReview on Area Efficient CORDIC Algorithm and Reduction in Scale Factor
Supriya Aggarwal, Pramod K. Meher, and Kavita Khare proposed an area-time efficient CORDIC algorithm that completely eliminates the scale-factor by microrotation selection which is done by the most significant one detector in the micro rotation sequence generation circuit. Proper order of approximation of Taylor series is selected to meet the accuracy requirement, and the desired range of conve...
متن کاملA 32-bit FPGA-based Single Precision Floating-point Hybrid CORDIC Processor Based on RISC Architecture
This paper presents the design process of a 32-bit single precision floating-point Hybrid Coordinate Rotation Digital Computer (CORDIC) processor on Field Programmable Gate Array (FPGA) which used to perform the mathematical computation operations for various elementary functions such as trigonometry and hyperbolic functions, exponential, natural logarithm, square root as well as multiplication...
متن کاملA Novel Implementation of CORDIC Algorithm Using Backward Angle Recoding (BAR)
We propose a backward angle recoding (BAR) method to eliminate redundant CORDIC elementary rotations and hence expedite the CORDIC rotation computation. We prove that for each of the linear, circular, and hyperbolic CORDIC rotations, the use of BAR guarantees more than 50% reduction of elementary CORDIC rotations provided the scaling factor needs not be kept constant. The proposed BAR algorithm...
متن کاملA Complete Pipelined Parallel CORDIC Architecture For Motion Estimation - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
In this paper, a novel fully pipelined parallel CORDIC architecture is proposed for motion estimation. Unlike other block matching structures, it estimates motion in the discrete cosine transform (DCT) transform domain instead of the spatial domain. As a result, it achieves high system throughput and low hardware complexity as compared to the conventional motion estimation design in MPEG standa...
متن کامل